10/026,466 01USFP707-R.M.



20 of the driving circuit according to the first embodiment.

Please amend paragraph 1, on page 22:

04

A base of the NPN transistor Tr_y 22 is connected to the collector of an NPN transistor Tr_a , an emitter is connected to the base of the NPN transistor Tr_a , and a collector is connected to a second power supply terminal 15. A power supply suitable for compensating the base current of the NPN transistor Tr_a is impressed to the second power supply terminal 15.

Please amend paragraph 2, on page 22:

US

The addition of the base current compensating circuit constituted by the NPN transistor Tr_y 22 enables a collector current I_c of the NPN transistor Tr_a to be closer to the reference current I_{ref} even if the base current can not be ignored.

Please amend paragraph 4, on page 22:

06

It should be noted that the second embodiment is designed such that the base current compensating circuit is installed in each of the first current mirror circuit 10a and the second current mirror circuit 20a. However, as shown in Fig. 8, the base current compensating circuit 22 may be installed only in the second current mirror circuit 20a. Also, as shown in Fig. 9, the base current compensating circuit 21 may be installed only in the first current mirror circuit 10a.

Please amend paragraph 1, on page 35:

Fig. 16 is a circuit diagram showing a configuration of the driving circuit according to the seventh embodiment of the present invention. This driving circuit is equal to that of the first embodiment except that the power supply terminal 11 is disposed at a physical center 23 of a common power supply line 16 through which emitters of NPN transistors Tr_0 to Tr_{n+1} are connected to each other. Here, the center 23 implies a portion between a first portion where the emitter of the PNP transistors Tr_0 is formed and a second portion where the emitter of the PNP transistor Tr_{n+1} is formed. Preferably, the center 23 may be located at a substantial center between the first portion and the second portion.

Q7

Please amend paragraph 2, on page 35:

08

According to this configuration, an output current outputted from the output terminal at the center 23 out of output currents outputted from the output terminals O_1 to O_n of the driving circuit is the largest. The output currents become gradually smaller toward the side of the output terminal O_1 and the side of the output terminal O_n . That is, they form a shape of a mountain.

Please amend paragraph 2, on page 36:

(⁹

It should be noted that the driving circuit according to the fifth embodiment can be also configured so as to pull out the power supply terminal 11 from the center 23 of the common power supply line 16. Also, the third and fourth embodiments can be configured so as to pull out the ground terminal 14 from the center 25 of the common ground line 17. All of the cases can provide the effects similar to the above-mentioned effects.

Please amend paragraph 1, on page 37:

Fig. 17 is a circuit diagram showing a configuration of a variation of the driving circuit according to the seventh embodiment of the present invention. This driving circuit is equal to that of the first embodiment except that the power supply terminal 11 is pulled out from a plurality of positions 24 of the common power supply line 16 through which the PNP transistors Tr_o to Tr_{n+1} are connected. This case can be configured such that the common power supply line 16 is divided into m components ("m" is an integer equal to or greater than 3) and (m-1) wires are pulled out from the respective divided points 24 and connected to the power supply terminal 11. Fig. 17 shows an example of a case of "m=3". It should be noted that when the common power supply line 16 is divided into the m components, it is desired to be divided such that a length of a division piece at each of both ends among the m division pieces becomes half that of the division piece except both ends. For example, in the example of "m=3" shown in Fig. 17, the common power supply line 16 is desired to be divided at a rate of 1:2:1. However, it is not always necessary to divide the common power supply line 16 as mentioned above.

(1,0